the decoder will have as input the push button and switch keys. One can either use more than one PushButton to represent dots and dashes or use the switch keys and a time counter for more realistic implementation. In the second case a 1-second pulses will represent dots, and a 3-second pulses represent dashes.
The decoder letter ( decoder output ) should be displayed on at least one of the following board's output:
the 16x2 LCD module
the RED LED
the 7-segment displayed
Please check attached file for more details
Hello,
My name is ِMohamed. I have 5 years experience in RTL implementation using VHDL/Verilog , I checked your project description about Implementing Morse Code. I am interested in it. I can handle it and deliver it with high quality. Contact me for more details.
Regards
Hi,
-FPGA design engineer since last 7 years
-Expertise in verilog/VHDL
Please find below details of the projects
TSMAC Hardware acceleration(3months)
The project is to develop hardware acceleration block for TSMAC IP to reduce the overhead created in software for packet creation and detetction.
CSI-2 transmitter and receiver(6months)
The project is to develop CSI-2 transmitter and receiver IPs according to the mipi standards
eMMC Host Controller and Device controller(3months)
The project is to develop eMMC host and Device controller IP according to the JEDEC standards.
Mobile camera–testing(3months)
The project is to develop 3D image processing algorithms on 1K sensor from PMD technologies
High resolution camera(6.5months)
The project is to develop 2D and 3D image processing algorithms on 100K sensor from Infineon sensor
-Test project for DDR2 accesses
-Development of calibration module
-Development of chain control module
-Development of control signal generator
-Development of Generic LUT module
-Development of Divider radix-2 algorithm
-Development of atan calculator
-Development of MCB reader state machine
Color Pipeline(15months)
The project is to develop 2D and 3D image processing algorithms on Aptina sensor
-Development of Generic Frame Buffer pCore
-Development of data compression and data packing pCore
-Development of data packing pCore
Video Processing Unit(13 months)
-Improvement in algorithms to reduce FPGA resource utilization and decrease latency
I have been writing verilog codes for Xilinx/Altera FPGA's for 10 years. Your Morse Code decoder can be easily built with a Moore FSM. Do you want implementation for a particular FPGA board or just simulation? Looking forward to a favorable response. Thanks
Hello,
I'm an experienced IC design engineer and I can help in achieving what is required.
So please feel free to contact me in order to get more details on the requirements so that we can plan the work to do.
Best Regards
Flayouni
FPGA design used to be part of my job, but currently it's just a hobby.
Therefore, I will not charge you with anything if my output (e.g. project) will not satisfy you.
I would also need the "attached file" (the one with more details regarding the project) because it doesn't appear attached on my side :)
Thank you,
Elena
Hi,
I am a FPGA Design Engineer and am certain that I can provide you a working solution. Please revert with the following details. The FPGA Platform used. The LCD Display used. Does the display come on board or does it need to be integrated.
You will receive the following deliverables. RTL Desgn. Testbench. Bootable Files.
Time required for this project is 5 days.
Regards,
Jim.
