Verilog / VHDL experenced required

Abierto