Verilog / VHDL Jobs

Quiero contratar Quiero trabajar

Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Contratar a Verilog / VHDL Designers

21 trabajados encontrados, precios en EUR

ECDSA Digital Signature Generator. 6 días left

MORE DETAILS WILL BE GIVEN IN THE CHAT

€23 (Avg Bid)

€23 Oferta Promedio

4 ofertas

Ofertar ahora

Precision PWM generation (1hz...40khz +/- 0.1Hz) 6 días left

Hi, You will have to generate Precision PWM of 0...40khz +/- 0.1Hz. Refer the attachment and I have tried with STM32 using HRTIM but there is 0.34hz deviation at 30002 Hz. So it doesnt meet the requirement. I request pl have a look and you need to provide the right solution and design here to achieve this.

Ingeniería eléctrica Electrónica Ingeniería Microcontrolador Verilog / VHDL

€44 (Avg Bid)

€44 Oferta Promedio

6 ofertas

Ofertar ahora

Microblaze programming 6 días left

Looking for someone with good knowledge of microblaze and vhdl

Programación en C FPGA Java Mathlab y Mathematica Verilog / VHDL

€117 (Avg Bid)

€117 Oferta Promedio

7 ofertas

Ofertar ahora

Help Build Verilog Program 6 días left

Need someone that is deeply knowledgeable in verilog programming. Need to be ABLE to build the CPU, build memory-less, combinational components and sequential components (i.e create mux and adder's in ALU), implement 2 stage pipeline for RISC-V Processor, etc.

Programación en C Electrónica FPGA Microcontrolador Verilog / VHDL

€39 (Avg Bid)

€39 Oferta Promedio

8 ofertas

Ofertar ahora

ADC VHDL for spartan 3a 6 días left

I want to make the interface between the sinewave function generator and FPGA kit via ADC that belong to the same kit 1. Show the result on the test - bench window 2.I Want to show the practical result on LCD screen 3. Also use the leds to show the digital value for analog value

FPGA Verilog / VHDL

€140 (Avg Bid)

€140 Oferta Promedio

6 ofertas

Ofertar ahora

need help with a seven segment on Nexys 4 DDR Development board 6 días left

need help with a seven segment on Nexys 4 DDR Development board

FPGA FPGA Coding Verilog / VHDL

€68 (Avg Bid)

€68 Oferta Promedio

3 ofertas

Ofertar ahora

CPLD converter, dual I2S codecs to TDM 5 días left

The project's goal is to have two I2S codecs, both at the same samplerate, selectable 48/96/192KHz, connected to a CPLD and the CPLD to provide a TDM protocol for connection to a MCU. Codecs will have 48/96/192KHz, stereo, 32bits sample depth and will work at I2S protocol. Codecs will perform both capture and playback concurrently. The TDM protocol should have 4 slots for channels. Some po...

Ingeniería eléctrica Electrónica FPGA Microcontrolador Verilog / VHDL

€221 (Avg Bid)

€221 Oferta Promedio

3 ofertas

Ofertar ahora

FPGA based clock debouncer cum digital filter 5 días left

Hi, This project has a digital input and digital output. You need to design and program a FPGA for filtering the digital input and give to digital output. Get Input signal --> debounce logic --> send to output Input range (0Hz .. 1MHz) --> Output 0Hz --> 350KHz 1) when the input is on for more than 2ns , turn on the output 2) if input is off for 5ns, turn off the output 3) Output mi...

Ingeniería eléctrica Electrónica FPGA Microcontrolador Verilog / VHDL

€51 (Avg Bid)

€51 Oferta Promedio

9 ofertas

Ofertar ahora

System Verilog Alarm 5 días left

Design Specifications for the Alarm Clock ▪ Time should be displayed on the 6-digits of the 7-segment display (HHMMSS). o The left two digits will be the hour, middle two digits will display the minutes and the right two digits will display the seconds. (the period is not wired up in the DE0-CV board) o Hours will be displayed in “military time” (meaning 00 through 23). o Whenever the ...

Ingeniería eléctrica Electrónica FPGA Microcontrolador Verilog / VHDL

€229 (Avg Bid)

€229 Oferta Promedio

15 ofertas

Ofertar ahora

High Precision 0.1 accuracy Pt 100 4 ch input with I2C communication 5 días left

we need Portable Pt 100 4 ch device , High Precision 0.1 accuracy with 2C communication , display with battery/5v power supply

Programación en C Ingeniería eléctrica Electrónica Microcontrolador Verilog / VHDL

€127 (Avg Bid)

€127 Oferta Promedio

13 ofertas

Ofertar ahora

System verilog expert 4 días left

more details will be given in the chat

Ingeniería eléctrica Ingeniería FPGA Mathlab y Mathematica Verilog / VHDL

€22 (Avg Bid)

€22 Oferta Promedio

7 ofertas

Ofertar ahora

Verilog VHDL tasks 4 días left

Searching for people who has good knowledge in digital logic, Verilog and VHDL

Ingeniería eléctrica Ingeniería FPGA Microcontrolador Verilog / VHDL

€15 (Avg Bid)

€15 Oferta Promedio

13 ofertas

Ofertar ahora

VHDL Structural Model 4 días left

I need to test a structural model of a sequence detector using t flip flops. I know my t equations, I have my entity and the testbench I am using to test the model. I need help constructing the structural model. It is based off a behavioral and dataflow model I already created. The software I'm using is Aldec.

Ingeniería eléctrica Ingeniería Verilog / VHDL

€11 / hr (Avg Bid)

€11 / hr Oferta Promedio

11 ofertas

Ofertar ahora

MIPS microprocessor design expert 4 días left

more details will be given in the chat

Ingeniería eléctrica Electrónica FPGA Microcontrolador Verilog / VHDL

€171 (Avg Bid)

€171 Oferta Promedio

3 ofertas

Ofertar ahora

VLSI circuit design and simulation using cadence 3 días left

I need the project A done as per the document bellow A Transimpedence/Limiting Amplifier (TIA/LA). The TIA should take the input in form of current (0.7mA -5mA) , for a current value in range should give an out put Swing of about 10mV with a bandwidth of 6.5GHz The LA should take the input from TIA and give the output swing of 200-250 mV. Simulation software Cadence will be provided and will u...

Diseño de circuitos Ingeniería eléctrica Electrónica Ingeniería Verilog / VHDL

€124 (Avg Bid)

€124 Oferta Promedio

10 ofertas

Ofertar ahora

Parallel Programming Project -- 2 3 días left

Parallel Programming Project with c/c++ with openmp

Programación en C Programación en C++ CUDA Java Verilog / VHDL

€22 (Avg Bid)

€22 Oferta Promedio

10 ofertas

Ofertar ahora

Create a circuit to do parity detection on 4 bits using Xilinix ISE 2 días left

Create a circuit to do parity detection on 4 bits using Xilinix ISE, will provide complete details in the chat.

Verilog / VHDL

€36 (Avg Bid)

€36 Oferta Promedio

10 ofertas

Ofertar ahora

Digital Interfacing and Instrumentation 17 horas left

I need a EE/Computer Engineer graudte/PhD grad to help me with Digital Interfacing and Instrumentation , i need an expert in the following topics: Interfacing Basics, ADC Technologies, Microcontroller Ports, Timers and Interrupts 1, ADC interfacing, Scaling, DAC Methods, DAC Accuracy, Pulses and Counters, Pulse Width Modulation, Serial Interfacing, Sensor Family Overview, Sensor networks, Actuato...

Diseño de circuitos Ingeniería eléctrica Electrónica Microcontrolador Verilog / VHDL

€167 (Avg Bid)

€167 Oferta Promedio

14 ofertas

Ofertar ahora

convert python code in to verilog 17 horas left

I have built a python code for multilayer perceptron MLP in python and I need help to convert it into Verilog code than to download it in hardware.

FPGA Coding LabVIEW Python Arquitectura de software Verilog / VHDL

€60 (Avg Bid)

€60 Oferta Promedio

4 ofertas

Ofertar ahora

convert python code in to verilog 12 horas left

I have built a python code for multilayer perceptron MLP in python and I need help to convert it into Verilog code than to download it in hardware.

FPGA Coding Mathlab y Mathematica Python Verilog / VHDL

€307 (Avg Bid)

€307 Oferta Promedio

17 ofertas

Ofertar ahora

UML Diagrame (use case diagram - class diagram- sequence diagram) 6 horas left

Hi i have project in advanced system analysis and i need : 1- use case diagram 2- class diagram 3- sequence diagram in the attachment there is the problem statement and the function for the system, if you want to add more function no issue also, every thing must be build based on object oriented

Ingeniería Java Arquitectura de software Diseño UML Verilog / VHDL

€124 (Avg Bid)

€124 Oferta Promedio

26 ofertas

Ofertar ahora

Otros trabajos relacionados con Verilog / VHDL

assemblyx86 verilog vhdl , verilog vhdl programmers , freelance verilog vhdl rtl digital designs , freelance asic vlsi fpga verilog vhdl , outsource asic vlsi fpga verilog vhdl , verilog vhdl converter , conversion verilog vhdl , bids project verilog vhdl , convert verilog vhdl , freelance jobs verilog vhdl , online verilog vhdl conversion , verilog vhdl coders hire , verilog vhdl online convert , verilog vhdl paid projects , verilog vhdl projects , verilog vhdl vergleich , ahb master dma verilog vhdl , motorola 6800 verilog vhdl , cmmi verilog vhdl , translate verilog vhdl , perl convert verilog vhdl , design spi interface fpga verilog vhdl , w5300 verilog vhdl , lcd hd44780 verilog vhdl code , fpga verilog/vhdl

Verilog / VHDL Jobs

Filtro

Mis búsquedas recientes

Filtrar por:

Presupuesto

Tipo

Habilidades

Idiomas

Estado del trabajo

Otros trabajos relacionados con Verilog / VHDL

Freelancer

Acerca De

Términos

Aplicaciones